riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Add comment, use sigmap

This commit is contained in:
Eddie Hung 2019-11-27 13:20:12 -08:00
parent 403214f44d
commit 449b1d2c6f
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
backends/aiger/xaiger.cc
View File

@ -198,11 +198,11 @@ struct XAigerWriter
} }
} }
// Cannot fold into above due to use of sigmap
for (auto bit : input_bits) for (auto bit : input_bits)
undriven_bits.erase(sigmap(bit)); undriven_bits.erase(sigmap(bit));
for (auto bit : output_bits) for (auto bit : output_bits)
if (!bit.wire->port_input) unused_bits.erase(sigmap(bit));
unused_bits.erase(bit);
// TODO: Speed up toposort -- ultimately we care about // TODO: Speed up toposort -- ultimately we care about
// box ordering, but not individual AIG cells // box ordering, but not individual AIG cells