riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Changed default value for extract -mine_cells_span

This commit is contained in:
Clifford Wolf 2013-03-05 21:52:57 +01:00
parent 21696c8367
commit 4347423ca6
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
passes/extract/extract.cc
View File

@ -299,7 +299,7 @@ struct ExtractPass : public Pass {
log("\n"); log("\n");
log(" -mine_cells_span <min> <max>\n"); log(" -mine_cells_span <min> <max>\n");
log(" only mine for subcircuits with the specified number of cells\n"); log(" only mine for subcircuits with the specified number of cells\n");
log(" default value: 3 10\n"); log(" default value: 3 5\n");
log("\n"); log("\n");
log(" -mine_min_freq <num>\n"); log(" -mine_min_freq <num>\n");
log(" only mine for subcircuits with at least the specified number of matches\n"); log(" only mine for subcircuits with at least the specified number of matches\n");
@ -332,7 +332,7 @@ struct ExtractPass : public Pass {
bool mine_mode = false; bool mine_mode = false;
int mine_cells_min = 3; int mine_cells_min = 3;
int mine_cells_max = 10; int mine_cells_max = 5;
int mine_min_freq = 10; int mine_min_freq = 10;
int mine_limit_mod = -1; int mine_limit_mod = -1;
int mine_max_fanout = -1; int mine_max_fanout = -1;