riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Document `gate_cost_equivalent`

This commit is contained in:
Martin Povišer 2024-11-05 09:14:15 +01:00
parent c8fffce2b5
commit 426ef53c20
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
README.md
View File

@ -575,6 +575,9 @@ Non-standard or SystemVerilog features for formal verification
``@(posedge <netname>)`` or ``@(negedge <netname>)`` when ``<netname>``
is marked with the ``(* gclk *)`` Verilog attribute.
- The `gate_cost_equivalent` attribute on a module can be used to specify
the estimated cost of a module as an equivalent number of basic gate
instances.
Supported features from SystemVerilog
=====================================