riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #63 from wluker/verilog-backend-mem 

Fixed bug in $mem cell verilog code generation.
This commit is contained in:
Clifford Wolf 2015-05-11 21:38:06 +02:00
parent 9e56739634 3bb5f064b8
commit 42348cddd9
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
backends/verilog/verilog_backend.cc
View File

@ -903,7 +903,8 @@ bool dump_cell_expr(std::ostream &f, std::string indent, RTLIL::Cell *cell)
wr_clk_posedge = cell->parameters["\\WR_CLK_POLARITY"].extract(i).as_bool();
// group the wen bits
last_bit = sig_wr_en.extract(0);
lof_wen.append_bit(last_bit);
lof_wen = RTLIL::SigSpec(last_bit);
wen_to_width.clear();
wen_to_width[last_bit] = 0;
for (int j=0; j<width; j++)
{