riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Add MAX10 and Cyclone IV items to CHANGELOG

This commit is contained in:
Clifford Wolf 2017-04-07 10:01:28 +02:00
parent 7791888703
commit 41d4e91f38
1 changed files with 13 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
CHANGELOG
View File

@ -3,6 +3,19 @@ List of major changes and improvements between releases
=======================================================
Yosys 0.7 .. Yosys ???
----------------------
* MAX10 and Cyclone IV Support
- Added initial version of metacommand "synth_intel".
- Improved write_verilog command to produce VQM netlist for Quartus Prime.
- Added support for MAX10 FPGA family synthesis.
- Added support for Cyclone IV family synthesis.
- Added example of implementation for DE2i-150 board.
- Added example of implementation for MAX10 development kit.
- Added LFSR example from Asic World.
Yosys 0.6 .. Yosys 0.7
----------------------