riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #2199 from YosysHQ/mmicko/sim_memory 

sim - error when memrd and memwr detected
This commit is contained in:
clairexen 2020-06-30 17:12:51 +02:00 committed by GitHub
parent 275cee71f6 48b6d3272c
commit 3fb5b4fd8a
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 4 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
passes/sat/sim.cc
View File

@ -163,7 +163,10 @@ struct SimInstance
mem_database[cell] = mem;
}
if (cell->type.in(ID($memwr),ID($memrd)))
{
log_error("$memrd and $memwr cells have to be merged to stand-alone $mem cells (execute memory_collect pass)\n");
}
if (cell->type.in(ID($assert), ID($cover), ID($assume))) {
formal_database.insert(cell);
}