riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

abstract: test -slice from:to for -init

This commit is contained in:
Emil J. Tywoniak 2025-02-25 00:22:14 +01:00
parent 07004f1089
commit 3f60a2cc67
1 changed files with 6 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
tests/various/abstract_init.ys
View File

@ -52,10 +52,16 @@ EOT
proc
opt_expr
opt_dff
design -save basic
select -assert-count 1 w:Q a:init=2'b01 %i
abstract -init -slice 0 w:Q
check -assert
select -assert-count 1 w:Q a:init=2'b0x %i
design -load basic
select -assert-count 1 w:Q a:init=2'b01 %i
abstract -init -slice 0:1 w:Q
check -assert
select -assert-count 0 w:Q a:init %i
design -reset
read_verilog <<EOT