mirror of https://github.com/YosysHQ/yosys.git
Typo fixup(s)
This commit is contained in:
parent
3231c1cd93
commit
3eeefd23e3
|
@ -2224,7 +2224,7 @@ RTLIL::SigSpec AstNode::genRTLIL(int width_hint, bool sign_hint)
|
||||||
else
|
else
|
||||||
input_error("FATAL.\n");
|
input_error("FATAL.\n");
|
||||||
} else {
|
} else {
|
||||||
input_error("Unknown elabortoon system task '%s'.\n", str.c_str());
|
input_error("Unknown elaboration system task '%s'.\n", str.c_str());
|
||||||
}
|
}
|
||||||
} break;
|
} break;
|
||||||
|
|
||||||
|
|
|
@ -356,7 +356,7 @@ int main(int argc, char **argv)
|
||||||
printf(" -V\n");
|
printf(" -V\n");
|
||||||
printf(" print version information and exit\n");
|
printf(" print version information and exit\n");
|
||||||
printf("\n");
|
printf("\n");
|
||||||
printf("The option -S is an shortcut for calling the \"synth\" command, a default\n");
|
printf("The option -S is a shortcut for calling the \"synth\" command, a default\n");
|
||||||
printf("script for transforming the Verilog input to a gate-level netlist. For example:\n");
|
printf("script for transforming the Verilog input to a gate-level netlist. For example:\n");
|
||||||
printf("\n");
|
printf("\n");
|
||||||
printf(" yosys -o output.blif -S input.v\n");
|
printf(" yosys -o output.blif -S input.v\n");
|
||||||
|
|
|
@ -289,7 +289,7 @@ struct Ice40DspPass : public Pass {
|
||||||
log("\n");
|
log("\n");
|
||||||
log("Pack input registers (A, B, {C,D}; with optional hold), pipeline registers\n");
|
log("Pack input registers (A, B, {C,D}; with optional hold), pipeline registers\n");
|
||||||
log("({F,J,K,G}, H), output registers (O -- full 32-bits or lower 16-bits only; with\n");
|
log("({F,J,K,G}, H), output registers (O -- full 32-bits or lower 16-bits only; with\n");
|
||||||
log("optional hold), and post-adder into into the SB_MAC16 resource.\n");
|
log("optional hold), and post-adder into the SB_MAC16 resource.\n");
|
||||||
log("\n");
|
log("\n");
|
||||||
log("Multiply-accumulate operations using the post-adder with feedback on the {C,D}\n");
|
log("Multiply-accumulate operations using the post-adder with feedback on the {C,D}\n");
|
||||||
log("input will be folded into the DSP. In this scenario only, resetting the\n");
|
log("input will be folded into the DSP. In this scenario only, resetting the\n");
|
||||||
|
|
Loading…
Reference in New Issue