riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #1995 from YosysHQ/eddie/fix_verific_wiretype 

verific: do not assert if wire not found; warn instead
This commit is contained in:
Claire Wolf 2020-04-24 14:09:47 +02:00 committed by GitHub
parent 4ca5f9799b d3555c667c
commit 3eb24809a1
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
2 changed files with 7 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
frontends/verific/verific.cc
View File

@ -1162,8 +1162,12 @@ void VerificImporter::import_netlist(RTLIL::Design *design, Netlist *nl, std::se
if (!type_range->IsTypeEnum()) if (!type_range->IsTypeEnum())
continue; continue;
auto wire = module->wire(RTLIL::escape_id(id_name)); auto wire = module->wire(RTLIL::escape_id(id_name));
log_assert(wire); if (!wire) {
wire->set_string_attribute(ID(wiretype), type_range->GetTypeName()); if (net->IsUserDeclared())
log_warning("Unable to find imported net '%s'.\n", net->Name());
continue;
}
wire->set_string_attribute(ID::wiretype, type_range->GetTypeName());
MapIter mj; MapIter mj;
char *k, *v; char *k, *v;

1
kernel/constids.inc
View File

@ -199,6 +199,7 @@ X(wand)
X(whitebox) X(whitebox)
X(WIDTH) X(WIDTH)
X(wildcard_port_conns) X(wildcard_port_conns)
X(wiretype)
X(wor) X(wor)
X(WORDS) X(WORDS)
X(WR_ADDR) X(WR_ADDR)