riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

make note that it is for latch mode

This commit is contained in:
Miodrag Milanovic 2019-09-18 17:48:16 +02:00
parent b0ca6de472
commit 3e9449cb0b
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
techlibs/anlogic/cells_sim.v
View File

@ -55,6 +55,7 @@ module AL_MAP_SEQ (
end end
else else
begin begin
// DFFMODE == "LATCH"
if (SRMODE == "ASYNC") if (SRMODE == "ASYNC")
begin begin
always @(clk_ce, srmux) always @(clk_ce, srmux)