riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

abc9_ops: assert on $specify2 properties

This commit is contained in:
Eddie Hung 2020-02-11 09:18:08 -08:00
parent 74f49b1f55
commit 3d6603792d
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
passes/techmap/abc9_ops.cc
View File

@ -572,7 +572,10 @@ void prep_lut(RTLIL::Design *design, int maxlut)
continue;
log_assert(cell->getParam(ID(SRC_WIDTH)) == 1);
log_assert(cell->getParam(ID(DST_WIDTH)) == 1);
SigBit s = cell->getPort(ID(SRC));
SigBit d = cell->getPort(ID(DST));
log_assert(s.wire->port_input);
log_assert(d.wire->port_output);
if (o == SigBit())
o = d;
else