riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Read init from outputs

This commit is contained in:
Eddie Hung 2019-06-15 22:41:42 -07:00
parent d969a9060e
commit 3d1185b835
1 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
frontends/aiger/aigerparse.cc
View File

@ -927,6 +927,10 @@ void AigerReader::post_process()
} }
} }
log_debug(" -> %s\n", log_id(wire)); log_debug(" -> %s\n", log_id(wire));
int init;
mf >> init;
if (init < 2)
wire->attributes["\\init"] = init;
} }
else if (type == "box") { else if (type == "box") {
RTLIL::Cell* cell = module->cell(stringf("$__box%d__", variable)); RTLIL::Cell* cell = module->cell(stringf("$__box%d__", variable));