riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Added ast frontend refactoring to TODO

This commit is contained in:
Clifford Wolf 2013-07-11 19:31:57 +02:00
parent b380c8c790
commit 3cd97a205f
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
README
View File

@ -259,4 +259,5 @@ TODOs / Open Bugs
- Additional internal cell types: $pla and $lut
- Support for registering designs (as collection of modules) to CellTypes
- Smarter resource sharing pass (add MUXes and get rid of duplicated cells)
- Refactoring of AST frontend (clean expr width/sign code, AST passes)