riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fix ordering of when to insert zero index

This commit is contained in:
Eddie Hung 2019-04-11 16:25:59 -07:00
parent f587950bde
commit 3c1f1a6605
1 changed files with 1 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
passes/techmap/pmux2shiftx.cc
View File

@ -65,8 +65,7 @@ struct Pmux2ShiftxPass : public Pass {
const int clog2width = ceil(log2(s_width)); const int clog2width = ceil(log2(s_width));
RTLIL::SigSpec pmux_b; RTLIL::SigSpec pmux_b;
pmux_b.append(RTLIL::Const(0, clog2width)); for (int i = s_width-1; i >= 0; i--)
for (int i = s_width-1; i > 0; i--)
pmux_b.append(RTLIL::Const(i, clog2width)); pmux_b.append(RTLIL::Const(i, clog2width));
shiftx_a.append(cell->getPort("\\B")); shiftx_a.append(cell->getPort("\\B"));
pmux_s.append(cell->getPort("\\S")); pmux_s.append(cell->getPort("\\S"));