riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

xilinx: add delays to INV

This commit is contained in:
Eddie Hung 2020-02-18 11:03:38 -08:00
parent 6bb3d9f9c0
commit 3b74e0fa45
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
techlibs/xilinx/cells_sim.v
View File

@ -160,6 +160,9 @@ module INV(
input I input I
); );
assign O = !I; assign O = !I;
specify
(I => O) = 127;
endspecify
endmodule endmodule
(* abc9_lut=1 *) (* abc9_lut=1 *)