riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

verilog: add test

This commit is contained in:
Eddie Hung 2020-03-11 06:51:03 -07:00
parent 2d63bf5877
commit 3ada82639f
1 changed files with 8 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
tests/various/src.ys Normal file
View File

@ -0,0 +1,8 @@
logger -expect warning "wire '\\o' is assigned in a block at <<EOT:2.11-2.17" 1
logger -expect warning "wire '\\p' is assigned in a block at <<EOT:3.11-3.16" 1
read_verilog <<EOT
module top(input i, output o, p);
always @* o <= i;
always @* p = i;
endmodule
EOT