riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Wrap A and B in sigmap

This commit is contained in:
Eddie Hung 2019-07-19 13:23:07 -07:00
parent 31b0002e8c
commit 3a87dc3524
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
passes/opt/wreduce.cc
View File

@ -366,8 +366,8 @@ struct WreduceWorker
} }
if (cell->type.in("$add", "$sub")) { if (cell->type.in("$add", "$sub")) {
SigSpec A = cell->getPort("\\A"); SigSpec A = mi.sigmap(cell->getPort("\\A"));
SigSpec B = cell->getPort("\\B"); SigSpec B = mi.sigmap(cell->getPort("\\B"));
bool sub = cell->type == "$sub"; bool sub = cell->type == "$sub";
int i; int i;