riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

proc instead of prep

This commit is contained in:
Eddie Hung 2019-09-11 00:14:06 -07:00
parent 580faae8ad
commit 3a8582081e
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
tests/various/peepopt.ys
View File

@ -54,7 +54,7 @@ module peepopt_dffmuxext_unsigned(input clk, ce, input [1:0] i, output reg [3:0]
endmodule
EOT
prep -nokeepdc
proc
equiv_opt -assert peepopt
design -load postopt
clean
@ -71,7 +71,7 @@ module peepopt_dffmuxext_signed(input clk, ce, input signed [1:0] i, output reg
endmodule
EOT
prep -nokeepdc
proc
equiv_opt -assert peepopt
design -load postopt
clean