riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Implement `-specialize-from-file` option for the `qbfsat` command.

This commit is contained in:
Alberto Gonzalez 2020-03-26 01:02:53 +00:00
parent b9e79e0bb7
commit 3a4fd4a999
No known key found for this signature in database
GPG Key ID: 8395A8BA109708B2
1 changed files with 55 additions and 22 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

33
passes/sat/qbfsat.cc
View File

@ -112,6 +112,33 @@ void write_solution(RTLIL::Module *module, const QbfSolutionType &sol, const std
fout << hole_loc_to_name[x.first] << "=" << x.second << std::endl;
}
void specialize_from_file(RTLIL::Module *module, const std::string &file) {
YS_REGEX_TYPE hole_assn_regex = YS_REGEX_COMPILE_WITH_SUBS("^(.*)=([01]+)$");
YS_REGEX_MATCH_TYPE m;
std::ifstream fin(file.c_str());
if (!fin)
log_cmd_error("could not read solution file.\n");
std::string buf;
while (std::getline(fin, buf)) {
log_assert(YS_REGEX_NS::regex_search(buf, m, hole_assn_regex));
std::string hole_name = m[1].str();
std::string hole_value = m[2].str();
RTLIL::Wire *wire = module->wire(hole_name);
log_assert(wire != nullptr);
log_assert(wire->width > 0 && hole_value.size() == static_cast<unsigned long>(wire->width));
log("Specializing %s from file with %s = %d'b%s.\n", module->name.c_str(), hole_name.c_str(), wire->width, hole_value.c_str());
std::vector<RTLIL::SigBit> value_bv;
value_bv.reserve(wire->width);
for (char c : hole_value)
value_bv.push_back(c == '1'? RTLIL::S1 : RTLIL::S0);
std::reverse(value_bv.begin(), value_bv.end());
module->connect(wire, value_bv);
}
}
void specialize(RTLIL::Module *module, const QbfSolutionType &sol) {
std::map<std::string, std::string> hole_loc_to_name = get_hole_loc_name_map(module, sol);
for (auto &it : sol.hole_to_value) {
@ -124,6 +151,7 @@ void specialize(RTLIL::Module *module, const QbfSolutionType &sol) {
std::string hole_name = hole_loc_to_name[hole_loc];
RTLIL::Wire *wire = module->wire(hole_name);
log_assert(wire != nullptr);
log_assert(wire->width > 0 && hole_value.size() == static_cast<unsigned long>(wire->width));
log("Specializing %s with %s = %d'b%s.\n", module->name.c_str(), hole_name.c_str(), wire->width, hole_value.c_str());
std::vector<RTLIL::SigBit> value_bv;
@ -386,6 +414,7 @@ struct QbfSatPass : public Pass {
if (module == NULL)
log_cmd_error("Can't perform QBF-SAT on an empty selection!\n");
if (!opt.specialize_from_file) {
//Save the design to restore after modiyfing the current module.
std::string module_name = module->name.str();
Pass::call(design, "design -save _qbfsat_tmp");
@ -414,6 +443,10 @@ struct QbfSatPass : public Pass {
Pass::call(design, "opt_clean");
}
}
} else {
specialize_from_file(module, opt.specialize_soln_file);
Pass::call(design, "opt_clean");
}
}
} QbfSatPass;