riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Resolve FIXME on calling proc just once

This commit is contained in:
Eddie Hung 2019-09-30 16:37:29 -07:00
parent f9bb335294
commit 390b960c8c
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
passes/techmap/abc9.cc
View File

@ -1117,8 +1117,8 @@ struct Abc9Pass : public Pass {
auto derived_name = inst_module->derive(design, cell->parameters);
auto derived_module = design->module(derived_name);
log_assert(derived_module);
// FIXME: call once
Pass::call_on_module(design, derived_module, "proc");
if (derived_module->has_processes())
Pass::call_on_module(design, derived_module, "proc");
SigMap derived_sigmap(derived_module);
Wire *currQ = derived_module->wire("\\$currQ");