riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

ice40: Fix typo in SB_CARRY specify for LP/UltraPlus 

Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
This commit is contained in:
Sylvain Munaut 2021-08-17 10:21:04 +02:00 committed by Marcelina Kościelnicka
parent e6dd4db0af
commit 3806b07303
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
techlibs/ice40/cells_sim.v
View File

@ -244,7 +244,7 @@ module SB_CARRY (output CO, input I0, I1, CI);
// https://github.com/YosysHQ/icestorm/blob/be0bca0230d6fe1102e0a360b953fbb0d273a39f/icefuzz/timings_lp1k.txt#L82
(I0 => CO) = (382, 362);
// https://github.com/YosysHQ/icestorm/blob/be0bca0230d6fe1102e0a360b953fbb0d273a39f/icefuzz/timings_lp1k.txt#L85
(I0 => CO) = (341, 196);
(I1 => CO) = (341, 196);
endspecify
`endif
`ifdef ICE40_U
@ -254,7 +254,7 @@ module SB_CARRY (output CO, input I0, I1, CI);
// https://github.com/YosysHQ/icestorm/blob/be0bca0230d6fe1102e0a360b953fbb0d273a39f/icefuzz/timings_up5k.txt#L94
(I0 => CO) = (675, 662);
// https://github.com/YosysHQ/icestorm/blob/be0bca0230d6fe1102e0a360b953fbb0d273a39f/icefuzz/timings_up5k.txt#L97
(I0 => CO) = (609, 358);
(I1 => CO) = (609, 358);
endspecify
`endif
endmodule