riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

greenpak4: More fixups of GP_DCMPx cells

This commit is contained in:
Andrew Zonenberg 2016-12-15 07:19:08 +08:00
parent 3491d33863
commit 3690aa556c
1 changed files with 3 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
techlibs/greenpak4/cells_sim.v
View File

@ -132,18 +132,12 @@ module GP_DAC(input[7:0] DIN, input wire VREF, output reg VOUT);
endmodule
module GP_DCMPREF(output OUT);
module GP_DCMPREF(output reg[7:0]OUT);
parameter[7:0] REF_VAL = 8'h00;
wire[7:0] OUT = REF_VAL;
initial OUT = REF_VAL;
endmodule
module GP_DCMPMUX(input SEL, input IN0, input IN1, input IN2, input IN3, output OUT);
wire[1:0] SEL;
wire[7:0] IN0;
wire[7:0] IN1;
wire[7:0] IN2;
wire[7:0] IN3;
reg[7:0] OUT;
module GP_DCMPMUX(input[1:0] SEL, input[7:0] IN0, input[7:0] IN1, input[7:0] IN2, input[7:0] IN3, output reg[7:0] OUT);
always @(*) begin
case(SEL)