riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

machxo2: Use attrmvcp pass to move LOC and src attributes from ports/wires to IO cells.

This commit is contained in:
William D. Jones 2020-12-12 18:09:52 -05:00 committed by Marcelina Kościelnicka
parent 124780ecd9
commit 3674eb34d4
2 changed files with 17 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
techlibs/machxo2/cells_sim.v
View File

@ -188,3 +188,15 @@ module OSCH #(
output SEDSTDBY
);
endmodule
// IO- "$__" cells for the iopadmap pass. These are temporary cells not meant
// to be instantiated by the end user. They are required in this file for
// attrmvcp to work.
(* blackbox *)
module \$__FACADE_OUTPAD (input I, output O); endmodule
(* blackbox *)
module \$__FACADE_INPAD (input I, output O); endmodule
(* blackbox *)
module \$__FACADE_TOUTPAD (input I, OE, output O); endmodule
(* blackbox *)
module \$__FACADE_TINOUTPAD (input I, OE, output O, inout B); endmodule

6
techlibs/machxo2/synth_machxo2.cc
View File

@ -154,7 +154,7 @@ struct SynthMachXO2Pass : public ScriptPass
{
if (check_label("begin"))
{
run("read_verilog -lib +/machxo2/cells_sim.v");
run("read_verilog -lib -icells +/machxo2/cells_sim.v");
run(stringf("hierarchy -check %s", help_mode ? "-top <top>" : top_opt.c_str()));
}
@ -184,7 +184,11 @@ struct SynthMachXO2Pass : public ScriptPass
if (check_label("map_ios"))
{
if (!noiopad || help_mode)
{
run("iopadmap -bits -outpad $__FACADE_OUTPAD I:O -inpad $__FACADE_INPAD O:I -toutpad $__FACADE_TOUTPAD OE:I:O -tinoutpad $__FACADE_TINOUTPAD OE:O:I:B A:top", "(skip if '-noiopad')");
run("attrmvcp -attr src -attr LOC t:$__FACADE_OUTPAD %x:+[O] t:$__FACADE_TOUTPAD %x:+[O] t:$__FACADE_TINOUTPAD %x:+[B]", "(skip if '-noiopad')");
run("attrmvcp -attr src -attr LOC -driven t:$__FACADE_INPAD %x:+[I]", "(skip if '-noiopad')");
}
}
if (check_label("map_ffs"))