riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Removed more debug prints

This commit is contained in:
Andrew Zonenberg 2016-04-01 23:41:03 -07:00
parent 87e7cd9fbd
commit 34667ded53
1 changed files with 0 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
techlibs/greenpak4/greenpak4_counters.cc
View File

@ -367,7 +367,6 @@ void greenpak4_counters_worker(
//Hook up resets
if(extract.has_reset)
{
log("hello");
//TODO: support other kinds of reset
cell->setParam("\\RESET_MODE", RTLIL::Const("LEVEL"));
cell->setPort("\\RST", extract.rst);