riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

xaiger: add testcase

This commit is contained in:
Eddie Hung 2020-05-24 08:48:23 -07:00
parent d64df21630
commit 33b03ce904
1 changed files with 13 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
tests/various/xaiger.ys Normal file
View File

@ -0,0 +1,13 @@
read_verilog <<EOT
module top(input a, b, output c);
bb #(1) bb();
endmodule
module bb(input a, b, output c);
parameter p = 0;
assign c = a ^ b;
endmodule
EOT
blackbox bb
hierarchy
write_xaiger /dev/null