riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #2178 from boqwxp/design-select 

rtlil: Add `Design::select()` for selecting whole modules
This commit is contained in:
whitequark 2020-06-19 19:57:25 +00:00 committed by GitHub
parent d5d0cc88d2 3ccdab940c
commit 338ecbe02f
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 7 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
kernel/rtlil.h
View File

@ -1061,6 +1061,13 @@ struct RTLIL::Design
return selected_member(module->name, member->name);
}
template<typename T1> void select(T1 *module) {
if (selection_stack.size() > 0) {
RTLIL::Selection &sel = selection_stack.back();
sel.select(module);
}
}
template<typename T1, typename T2> void select(T1 *module, T2 *member) {
if (selection_stack.size() > 0) {
RTLIL::Selection &sel = selection_stack.back();