riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #992 from bwidawsk/bison-fix 

verilog_parser: Fix Bison warning
This commit is contained in:
Clifford Wolf 2019-05-06 14:00:49 +02:00 committed by GitHub
parent c0782d8390 a98069d762
commit 3333e002b1
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
frontends/verilog/verilog_parser.y
View File

@ -96,7 +96,7 @@ static void free_attr(std::map<std::string, AstNode*> *al)
%}
%name-prefix "frontend_verilog_yy"
%define api.prefix {frontend_verilog_yy}
%union {
std::string *string;