riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Bugfix in iopadmap

This commit is contained in:
Clifford Wolf 2015-02-25 23:01:42 +01:00
parent 9ae21263f0
commit 331f8b8d0b
1 changed files with 3 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
passes/techmap/iopadmap.cc
View File

@ -114,18 +114,11 @@ struct IopadmapPass : public Pass {
}
extra_args(args, argidx, design);
for (auto &it : design->modules_)
for (auto module : design->selected_modules())
{
RTLIL::Module *module = it.second;
if (!design->selected(module) || module->get_bool_attribute("\\blackbox"))
continue;
for (auto &it2 : module->wires_)
for (auto wire : module->selected_wires())
{
RTLIL::Wire *wire = it2.second;
if (!wire->port_id || !design->selected(module, wire))
if (!wire->port_id)
continue;
std::string celltype, portname, portname2;