riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

write_xaiger to use original bit for co, not sigmap()-ed bit

This commit is contained in:
Eddie Hung 2019-02-21 11:15:25 -08:00
parent c6fd057eda
commit 2f96a0ed32
1 changed files with 6 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
backends/aiger/xaiger.cc
View File

@ -210,9 +210,12 @@ struct XAigerWriter
Wire *w = b.wire; Wire *w = b.wire;
if (!w) continue; if (!w) continue;
if (cell->input(c.first)) { if (cell->input(c.first)) {
SigBit I = sigmap(b); if (!w->port_input) {
if (!w->port_input) SigBit I = sigmap(b);
co_bits.insert(I); if (I != b)
alias_map[b] = I;
co_bits.insert(b);
}
} }
else if (cell->output(c.first)) { else if (cell->output(c.first)) {
SigBit O = sigmap(b); SigBit O = sigmap(b);