riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

- frontends/vhdl2verilog/vhdl2verilog.cc, passes/abc/abc.cc: #include <climits> for PATH_MAX.

This commit is contained in:
Siesh1oo 2014-03-10 19:50:02 +01:00
parent 63ca8d3fe4
commit 2f2e76ac68
2 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
frontends/vhdl2verilog/vhdl2verilog.cc
View File

@ -27,6 +27,7 @@
#include <string.h> #include <string.h>
#include <dirent.h> #include <dirent.h>
#include <errno.h> #include <errno.h>
#include <limits.h>
struct Vhdl2verilogPass : public Pass { struct Vhdl2verilogPass : public Pass {
Vhdl2verilogPass() : Pass("vhdl2verilog", "importing VHDL designs using vhdl2verilog") { } Vhdl2verilogPass() : Pass("vhdl2verilog", "importing VHDL designs using vhdl2verilog") { }

1
passes/abc/abc.cc
View File

@ -45,6 +45,7 @@
#include <dirent.h> #include <dirent.h>
#include <cerrno> #include <cerrno>
#include <sstream> #include <sstream>
#include <climits>
#include "blifparse.h" #include "blifparse.h"