mirror of https://github.com/YosysHQ/yosys.git
Add testcase
This commit is contained in:
parent
c03b6a3e9c
commit
2ef2e2c040
|
@ -0,0 +1,26 @@
|
|||
read_verilog <<EOT
|
||||
module top(input a, output [1:0] b);
|
||||
wire c;
|
||||
(* submod="bar" *) sub s1(a, c);
|
||||
assign b[0] = c;
|
||||
endmodule
|
||||
|
||||
module sub(input a, output c);
|
||||
assign c = a;
|
||||
endmodule
|
||||
EOT
|
||||
|
||||
hierarchy -top top
|
||||
proc
|
||||
design -save gold
|
||||
submod
|
||||
flatten
|
||||
|
||||
design -stash gate
|
||||
|
||||
design -import gold -as gold
|
||||
design -import gate -as gate
|
||||
|
||||
miter -equiv -flatten -make_assert -make_outputs gold gate miter
|
||||
sat -verify -prove-asserts -show-ports miter
|
||||
|
Loading…
Reference in New Issue