riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fix $__XILINX_MUXF78 box timing

This commit is contained in:
Eddie Hung 2019-07-01 14:04:06 -07:00
parent 09ac274716
commit 2ea6083b7e
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
techlibs/xilinx/abc_xc7.box
View File

@ -17,7 +17,7 @@ MUXF8 2 1 3 1
# Inputs: I0 I1 I2 I3 S0 S1 # Inputs: I0 I1 I2 I3 S0 S1
# Outputs: O # Outputs: O
$__MUXF78 3 1 6 1 $__MUXF78 3 1 6 1
190 193 217 223 296 273 294 297 311 317 390 273
# CARRY4 + CARRY4_[ABCD]X # CARRY4 + CARRY4_[ABCD]X
# Inputs: CYINIT DI0 DI1 DI2 DI3 S0 S1 S2 S3 CI # Inputs: CYINIT DI0 DI1 DI2 DI3 S0 S1 S2 S3 CI