riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

write_verilog: Lower `$bwmux` in expr mode

This commit is contained in:
Martin Povišer 2024-11-15 19:10:45 +01:00
parent 4ce8c7a0d3
commit 2e8fd1ded0
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
backends/verilog/verilog_backend.cc
View File

@ -2587,6 +2587,7 @@ struct VerilogBackend : public Backend {
if (!noexpr) { if (!noexpr) {
Pass::call(design, "bmuxmap"); Pass::call(design, "bmuxmap");
Pass::call(design, "demuxmap"); Pass::call(design, "demuxmap");
Pass::call(design, "bwmuxmap");
} }
Pass::call(design, "clean_zerowidth"); Pass::call(design, "clean_zerowidth");
log_pop(); log_pop();