riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Temporarily derive blackbox modules in hierarchy to evaluate port widths 

Signed-off-by: Clifford Wolf <clifford@clifford.at>
This commit is contained in:
Clifford Wolf 2018-01-04 13:23:29 +01:00
parent 9804ebedbf
commit 2d140a44eb
1 changed files with 14 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
passes/hierarchy/hierarchy.cc
View File

@ -620,6 +620,8 @@ struct HierarchyPass : public Pass {
}
}
std::set<Module*> blackbox_derivatives;
for (auto module : design->modules())
for (auto cell : module->cells())
{
@ -628,9 +630,17 @@ struct HierarchyPass : public Pass {
Module *m = design->module(cell->type);
if (m == nullptr || m->get_bool_attribute("\\blackbox"))
if (m == nullptr)
continue;
if (m->get_bool_attribute("\\blackbox") && cell->parameters.size()) {
IdString new_m_name = m->derive(design, cell->parameters);
if (new_m_name != m->name) {
m = design->module(new_m_name);
blackbox_derivatives.insert(m);
}
}
for (auto &conn : cell->connections())
{
Wire *w = m->wire(conn.first);
@ -673,6 +683,9 @@ struct HierarchyPass : public Pass {
}
}
for (auto module : blackbox_derivatives)
design->remove(module);
log_pop();
}
} HierarchyPass;