riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

replace space indent with tab indent

This commit is contained in:
Chun Lin Min 2024-07-02 13:47:18 -07:00
parent acddc36389
commit 2ced2752e9
31 changed files with 791 additions and 797 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
passes/pmgen/mchp_dsp_cascade.pmg
View File

@ -221,8 +221,6 @@ code
{
subpattern(tail);
}
} else {
if (GetSize(chain) > GetSize(longest_chain))
longest_chain = chain;

3
techlibs/mchp/LSRAM_map.v
View File

@ -259,7 +259,6 @@ generate
assign PORT_R_RD_DATA[19:0] = B_read_data[19:0];
assign PORT_R_RD_DATA[39:20] = A_read_data[19:0];
end
endgenerate
// port width
@ -314,9 +313,7 @@ RAM1K20 #(
// Disable ECC for SDP
.ECC_EN(1'b0),
.ECC_BYPASS(1'b1),
.BUSY_FB(1'b0)
);

1
techlibs/mchp/cells_sim.v
View File

@ -644,7 +644,6 @@ module RAM1K18 (
input B_DOUT_CLK,
input B_DOUT_EN,
input B_DOUT_SRST_N,
input A_EN,
input B_EN,
input SII_LOCK,