riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Minor coding style fix

This commit is contained in:
Clifford Wolf 2017-09-26 13:50:14 +02:00
parent cb1d439d10
commit 2c04d883b1
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
frontends/verilog/preproc.cc
View File

@ -350,7 +350,7 @@ std::string frontend_verilog_preproc(std::istream &f, std::string filename, cons
if (tok == "`include") {
skip_spaces();
std::string fn = next_token(true);
while(try_expand_macro(defines_with_args, defines_map, fn)) {
while (try_expand_macro(defines_with_args, defines_map, fn)) {
fn = next_token();
}
while (1) {