riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Update CHAPTER_Basics.rst 

Fix typo in Fig. 2.2 caption.
This commit is contained in:
passingglance 2024-02-10 10:52:20 -08:00 committed by GitHub
parent 31dbd915ca
commit 2b89a5cced
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
docs/source/CHAPTER_Basics.rst
View File

@ -503,7 +503,7 @@ This process is illustrated in :numref:`Fig. %s <fig:Basics_flow>`.
:name: fig:Basics_flow
Typical design flow. Green boxes represent manually created models.
Orange boxes represent modesl generated by synthesis tools.
Orange boxes represent models generated by synthesis tools.
In this example the System Level Model and the Behavioural Model are both