riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

greenpak4: Renamed ports for better consistency (see azonenberg/openfpga:#6)

This commit is contained in:
Andrew Zonenberg 2016-08-13 22:27:58 -07:00
parent 6ac67eac10
commit 2b062c48cb
1 changed files with 10 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

20
techlibs/greenpak4/cells_sim.v
View File

@ -275,15 +275,15 @@ module GP_POR(output reg RST_DONE);
endmodule endmodule
module GP_RCOSC(input PWRDN, output reg CLKOUT_PREDIV, output reg CLKOUT_FABRIC); module GP_RCOSC(input PWRDN, output reg CLKOUT_HARDIP, output reg CLKOUT_FABRIC);
parameter PWRDN_EN = 0; parameter PWRDN_EN = 0;
parameter AUTO_PWRDN = 0; parameter AUTO_PWRDN = 0;
parameter PRE_DIV = 1; parameter HARDIP_DIV = 1;
parameter FABRIC_DIV = 1; parameter FABRIC_DIV = 1;
parameter OSC_FREQ = "25k"; parameter OSC_FREQ = "25k";
initial CLKOUT_PREDIV = 0; initial CLKOUT_HARDIP = 0;
initial CLKOUT_FABRIC = 0; initial CLKOUT_FABRIC = 0;
//output dividers not implemented for simulation //output dividers not implemented for simulation
@ -291,7 +291,7 @@ module GP_RCOSC(input PWRDN, output reg CLKOUT_PREDIV, output reg CLKOUT_FABRIC)
always begin always begin
if(PWRDN) begin if(PWRDN) begin
CLKOUT_PREDIV = 0; CLKOUT_HARDIP = 0;
CLKOUT_FABRIC = 0; CLKOUT_FABRIC = 0;
end end
else begin else begin
@ -306,21 +306,21 @@ module GP_RCOSC(input PWRDN, output reg CLKOUT_PREDIV, output reg CLKOUT_FABRIC)
#250; #250;
end end
CLKOUT_PREDIV = ~CLKOUT_PREDIV; CLKOUT_HARDIP = ~CLKOUT_HARDIP;
CLKOUT_FABRIC = ~CLKOUT_FABRIC; CLKOUT_FABRIC = ~CLKOUT_FABRIC;
end end
end end
endmodule endmodule
module GP_RINGOSC(input PWRDN, output reg CLKOUT_PREDIV, output reg CLKOUT_FABRIC); module GP_RINGOSC(input PWRDN, output reg CLKOUT_HARDIP, output reg CLKOUT_FABRIC);
parameter PWRDN_EN = 0; parameter PWRDN_EN = 0;
parameter AUTO_PWRDN = 0; parameter AUTO_PWRDN = 0;
parameter PRE_DIV = 1; parameter HARDIP_DIV = 1;
parameter FABRIC_DIV = 1; parameter FABRIC_DIV = 1;
initial CLKOUT_PREDIV = 0; initial CLKOUT_HARDIP = 0;
initial CLKOUT_FABRIC = 0; initial CLKOUT_FABRIC = 0;
//output dividers not implemented for simulation //output dividers not implemented for simulation
@ -328,13 +328,13 @@ module GP_RINGOSC(input PWRDN, output reg CLKOUT_PREDIV, output reg CLKOUT_FABRI
always begin always begin
if(PWRDN) begin if(PWRDN) begin
CLKOUT_PREDIV = 0; CLKOUT_HARDIP = 0;
CLKOUT_FABRIC = 0; CLKOUT_FABRIC = 0;
end end
else begin else begin
//half period of 27 MHz //half period of 27 MHz
#18.518; #18.518;
CLKOUT_PREDIV = ~CLKOUT_PREDIV; CLKOUT_HARDIP = ~CLKOUT_HARDIP;
CLKOUT_FABRIC = ~CLKOUT_FABRIC; CLKOUT_FABRIC = ~CLKOUT_FABRIC;
end end
end end