mirror of https://github.com/YosysHQ/yosys.git
Add techlibs/xilinx/cells.box
This commit is contained in:
parent
7e304c362b
commit
2ae26b986c
|
@ -30,6 +30,7 @@ $(eval $(call add_share_file,share/xilinx,techlibs/xilinx/drams_map.v))
|
|||
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/arith_map.v))
|
||||
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/ff_map.v))
|
||||
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/lut_map.v))
|
||||
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/cells.box))
|
||||
|
||||
$(eval $(call add_gen_share_file,share/xilinx,techlibs/xilinx/brams_init_36.vh))
|
||||
$(eval $(call add_gen_share_file,share/xilinx,techlibs/xilinx/brams_init_32.vh))
|
||||
|
|
|
@ -0,0 +1,5 @@
|
|||
MUXF7 1 0 2 1
|
||||
1 1
|
||||
|
||||
MUXF8 2 0 2 1
|
||||
1 1
|
Loading…
Reference in New Issue