riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

docs: Fix splice.v in verific

This commit is contained in:
Krystine Sherwin 2024-03-19 05:55:24 +13:00 committed by KrystalDelusion
parent 3f54bf102c
commit 29c8a3bef9
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
docs/source/code_examples/show/splice.v
View File

@ -1,7 +1,8 @@
module splice_demo(a, b, c, d, e, f, x, y);
input [1:0] a, b, c, d, e, f;
output [1:0] x = {a[0], a[1]};
output [1:0] x;
assign x = {a[0], a[1]};
output [11:0] y;
assign {y[11:4], y[1:0], y[3:2]} =