riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #759 from whitequark/memory_collect_init_x 

memory_collect: do not truncate 'x from \INIT
This commit is contained in:
Clifford Wolf 2018-12-21 17:39:52 +01:00 committed by GitHub
parent 93d44bb9a6 0c318e7db5
commit 29a82acb2e
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 0 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
passes/memory/memory_collect.cc
View File

@ -184,9 +184,6 @@ Cell *handle_memory(Module *module, RTLIL::Memory *memory)
mem->parameters["\\OFFSET"] = Const(memory->start_offset); mem->parameters["\\OFFSET"] = Const(memory->start_offset);
mem->parameters["\\SIZE"] = Const(memory->size); mem->parameters["\\SIZE"] = Const(memory->size);
mem->parameters["\\ABITS"] = Const(addr_bits); mem->parameters["\\ABITS"] = Const(addr_bits);
while (GetSize(init_data) > 1 && init_data.bits.back() == State::Sx && init_data.bits[GetSize(init_data)-2] == State::Sx)
init_data.bits.pop_back();
mem->parameters["\\INIT"] = init_data; mem->parameters["\\INIT"] = init_data;
log_assert(sig_wr_clk.size() == wr_ports); log_assert(sig_wr_clk.size() == wr_ports);