riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

fmt: Handle free-standing time arguments

This commit is contained in:
Martin Povišer 2023-11-20 17:25:09 +01:00
parent 032fab1f54
commit 282ce24eec
1 changed files with 10 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
kernel/fmt.cc
View File

@ -326,6 +326,16 @@ void Fmt::parse_verilog(const std::vector<VerilogFmtArg> &args, bool sformat_lik
break; break;
} }
case VerilogFmtArg::TIME: {
FmtPart part = {};
part.type = FmtPart::TIME;
part.realtime = arg->realtime;
part.padding = ' ';
part.width = 20;
parts.push_back(part);
break;
}
case VerilogFmtArg::STRING: { case VerilogFmtArg::STRING: {
if (arg == args.begin() || !sformat_like) { if (arg == args.begin() || !sformat_like) {
const auto fmtarg = arg; const auto fmtarg = arg;