riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Ignore all 1'bx in (* init *)

This commit is contained in:
Eddie Hung 2019-08-27 09:24:59 -07:00
parent 00387f3927
commit 28133432be
1 changed files with 1 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
passes/sat/sat.cc
View File

@ -268,9 +268,7 @@ struct SatHelper
RTLIL::SigSpec removed_bits; RTLIL::SigSpec removed_bits;
for (int i = 0; i < lhs.size(); i++) { for (int i = 0; i < lhs.size(); i++) {
RTLIL::SigSpec bit = lhs.extract(i, 1); RTLIL::SigSpec bit = lhs.extract(i, 1);
if (bit.is_fully_const() && rhs[i] == State::Sx) if (rhs[i] == State::Sx || !satgen.initial_state.check_all(bit)) {
rhs[i] = bit;
if (!satgen.initial_state.check_all(bit)) {
removed_bits.append(bit); removed_bits.append(bit);
lhs.remove(i, 1); lhs.remove(i, 1);
rhs.remove(i, 1); rhs.remove(i, 1);