riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fixed RTLIL::SigSpec::append_bit() for appending constants

This commit is contained in:
Clifford Wolf 2014-07-17 12:10:57 +02:00
parent b76bf05cda
commit 274c514879
1 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
kernel/rtlil.cc
View File

@ -1716,9 +1716,10 @@ void RTLIL::SigSpec::append_bit(const RTLIL::SigBit &bit)
chunks.push_back(bit);
else
if (bit.wire == NULL)
if (chunks.back().wire == NULL)
if (chunks.back().wire == NULL) {
chunks.back().data.bits.push_back(bit.data);
else
chunks.back().width++;
} else
chunks.push_back(bit);
else
if (chunks.back().wire == bit.wire && chunks.back().offset + chunks.back().width == bit.offset)