riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #2 from mschmoelzer/master 

"fsm_export" pass: fix KISS file generation.
This commit is contained in:
Clifford Wolf 2013-02-24 00:08:07 -08:00
parent 6d1502b948 5a005cefe2
commit 26a192b8c7
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
passes/fsm/fsm_export.cc
View File

@ -80,9 +80,10 @@ void write_kiss2(struct RTLIL::Module *module, struct RTLIL::Cell *cell) {
fsm_data.copy_from_cell(cell); fsm_data.copy_from_cell(cell);
kiss_file << ".start_kiss" << std::endl; kiss_file << ".i " << std::dec << fsm_data.num_inputs << std::endl;
kiss_file << ".i " << std::dec << fsm_data.num_inputs << std::endl; kiss_file << ".o " << std::dec << fsm_data.num_outputs << std::endl;
kiss_file << ".o " << std::dec << fsm_data.num_outputs << std::endl; kiss_file << ".p " << std::dec << fsm_data.transition_table.size() << std::endl;
kiss_file << ".s " << std::dec << fsm_data.state_table.size() << std::endl;
kiss_file << ".r s" << std::dec << fsm_data.reset_state << std::endl; kiss_file << ".r s" << std::dec << fsm_data.reset_state << std::endl;
for (i = 0; i < fsm_data.transition_table.size(); i++) { for (i = 0; i < fsm_data.transition_table.size(); i++) {
@ -100,7 +101,6 @@ void write_kiss2(struct RTLIL::Module *module, struct RTLIL::Cell *cell) {
} }
} }
kiss_file << ".end_kiss" << std::endl << ".end" << std::endl;
kiss_file.close(); kiss_file.close();
} }