riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #1581 from YosysHQ/clifford/fix1565 

Fix sim for assignments with lhs<rhs size
This commit is contained in:
Eddie Hung 2019-12-19 12:24:27 -05:00 committed by GitHub
parent df626ee7ab 41ed6ca7a5
commit 269ba56a6d
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
passes/sat/sim.cc
View File

@ -230,7 +230,7 @@ struct SimInstance
bool did_something = false; bool did_something = false;
sig = sigmap(sig); sig = sigmap(sig);
log_assert(GetSize(sig) == GetSize(value)); log_assert(GetSize(sig) <= GetSize(value));
for (int i = 0; i < GetSize(sig); i++) for (int i = 0; i < GetSize(sig); i++)
if (state_nets.at(sig[i]) != value[i]) { if (state_nets.at(sig[i]) != value[i]) {