riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #3756 from YosysHQ/krys/sim_writeback

This commit is contained in:
N. Engelhardt 2023-05-08 16:21:24 +02:00 committed by GitHub
parent 0aeb6105eb 5a4e72f57a
commit 266036c6f9
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 5 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
passes/sat/sim.cc
View File

@ -1162,6 +1162,11 @@ struct SimWorker : SimShared
}
for(auto& writer : outputfiles)
writer->write(use_signal);
if (writeback) {
pool<Module*> wbmods;
top->writeback(wbmods);
}
}
void update(bool gclk)
@ -1265,11 +1270,6 @@ struct SimWorker : SimShared
register_output_step(10*numcycles + 2);
write_output_files();
if (writeback) {
pool<Module*> wbmods;
top->writeback(wbmods);
}
}
void run_cosim_fst(Module *topmod, int numcycles)
@ -1394,11 +1394,6 @@ struct SimWorker : SimShared
}
write_output_files();
if (writeback) {
pool<Module*> wbmods;
top->writeback(wbmods);
}
delete fst;
}