riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

fabulous: Add CLK to BRAM interface primitives 

Signed-off-by: gatecat <gatecat@ds0.me>
This commit is contained in:
gatecat 2023-02-16 11:57:19 +01:00 committed by myrtle
parent a20804c6ed
commit 25e7cb3bbb
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
techlibs/fabulous/prims.v
View File

@ -93,13 +93,13 @@ module Global_Clock (output CLK);
endmodule
(* blackbox, keep *)
module InPass4_frame_config (output O0, O1, O2, O3);
module InPass4_frame_config (input CLK, output O0, O1, O2, O3);
endmodule
(* blackbox, keep *)
module OutPass4_frame_config (input I0, I1, I2, I3);
module OutPass4_frame_config (input CLK, I0, I1, I2, I3);
endmodule
@ -414,4 +414,4 @@ module LUTFF_ESS (
O <= D;
end
endmodule
`endif // COMPLEX_DFF
`endif // COMPLEX_DFF