riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

dfflegalize: Gather init values from all wires. 

Skipping non-selected wires is unsound in an obvious way.
This commit is contained in:
Marcelina Kościelnicka 2020-07-12 15:39:40 +02:00
parent eef0ec6aed
commit 240351c44e
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
passes/techmap/dfflegalize.cc
View File

@ -1296,7 +1296,7 @@ unrecognized:
sigmap.set(module);
initbits.clear();
for (auto wire : module->selected_wires())
for (auto wire : module->wires())
{
if (wire->attributes.count(ID::init) == 0)
continue;