riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

gowin: Remove unnecessary attributes 

Signed-off-by: YRabbit <rabbit@yrabbit.cyou>
This commit is contained in:
YRabbit 2022-02-24 12:33:55 +10:00 committed by Marcelina Kościelnicka
parent 9b3cd4f0d8
commit 22d9bbb308
1 changed files with 0 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
techlibs/gowin/cells_sim.v
View File

@ -550,7 +550,6 @@ module GND(output G);
assign G = 0; assign G = 0;
endmodule endmodule
(* abc9_box *)
module IBUF(output O, input I); module IBUF(output O, input I);
specify specify
@ -560,7 +559,6 @@ module IBUF(output O, input I);
assign O = I; assign O = I;
endmodule endmodule
(* abc9_box *)
module OBUF(output O, input I); module OBUF(output O, input I);
specify specify
@ -570,14 +568,12 @@ module OBUF(output O, input I);
assign O = I; assign O = I;
endmodule endmodule
(* abc9_box *)
module TBUF (O, I, OEN); module TBUF (O, I, OEN);
input I, OEN; input I, OEN;
output O; output O;
assign O = OEN ? 1'bz : I; assign O = OEN ? 1'bz : I;
endmodule endmodule
(* abc9_box *)
module IOBUF (O, IO, I, OEN); module IOBUF (O, IO, I, OEN);
input I,OEN; input I,OEN;
output O; output O;
@ -586,7 +582,6 @@ module IOBUF (O, IO, I, OEN);
assign I = IO; assign I = IO;
endmodule endmodule
(* abc9_box *)
module TLVDS_OBUF (I, O, OB); module TLVDS_OBUF (I, O, OB);
input I; input I;
output O; output O;